View RTC6705_7746592.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

RTC6705 RTC6705-dst-001 data sheet sep 2007 www.richwave.com.tw specifications subject to change without notice v0.2 confidential proprietary 1 RTC6705 cmos 5.8ghz band fm transmitter product description the RTC6705 is a wide-band fm transmitter intended for the application on 5.8ghz bands fm transmission. this chip includes a 5.8ghz band rf m odulator, two channels of audio modulator and internal power amplifier with +13dbm power outp ut referred to external matching network. the 5.8ghz band rf modulator block, which is freque ncy-synthesizer based with an integrated vco, generates the 5.8ghz band fm signal modulated with video signal and two modulated audio subcarriers at 6mhz and 6.5mhz respectively. both stereo and mono application are available on the chip. transmission frequency can be set by internal regis ter via spi programming, or by selecting six dedicated pins. two stages output power of +2dbm or +13dbm can be configured via pins 34 and 35. both ce and fcc regulations are easy to pa ss by using RTC6705 with application circuit and single room shielding case. features 3.3v power supply built-in pa with +13dbm output power 5.8ghz band fm modulator and transmitter simple digital pins setting 24 fixed channels to el iminate external micro-controller two audio subcarrier modulators at 6mhz/6.5mhz single chip cmos technology with integrated vco and pll transmitter frequency programmability by spi 40-pin leadless qfn package pass rohs application av sender baby monitor wireless camera wireless audio wireless earphone free datasheet http://
RTC6705 RTC6705-dst-001 data sheet sep 2007 www.richwave.com.tw specifications subject to change without notice v0.2 confidential proprietary 2 block diagram gnd vt bx vt_mod 5ghz_pa pfd aout2 gnd avt2 avdd_6.5 acp2 vdd3v3 reg1d8 spidata/cs0 spiclk/cs2 spile/cs1 vdd33_dig s nc paout2 ldo2v5 nc avt1 vcovdd cp acp1 aout1 r counter charge pump n/a counter spi/regist er_cont audio2_syn avdd_6 nc xtal2 xtal1 pavdd pa1 pa2 paout1 5 ghz 3 4 8 7 6 5 2 9 1 10 33 34 38 37 36 35 32 39 31 40 18 17 13 14 15 16 19 12 20 11 28 27 23 24 25 26 29 22 30 21 spi_se v2d5_pll nc nc reg1d8_1 vddvt bufvdd rfgnd audio1_syn rf_vt2 free datasheet http://
RTC6705 RTC6705-dst-001 data sheet sep 2007 www.richwave.com.tw specifications subject to change without notice v0.2 confidential proprietary 3 pin name i/o function 1 spi_se digital in switch mode or spi selection 1 2 nc not connected 3 s digital in a/b band selection 1 0 for a band; 1 for b band 4 bx digital in alternative band selection 1 cs0 digital in easy channel selection 1 5 spidata digital in spi digital control cs1 digital in easy channel selection 1 6 spile digital in spi digital control cs2 digital in easy channel selection 1 7 spiclk digital in spi digital control 8 vdd33_dig supply in 3.3v dc power supply 9 v2d5_pll supply in 3.3v dc power supply for audio modulator pll 10 vt_mod analog in modulation input for video 11 rf_vt2 analog in modulation input for audio subcarriers 12 nc not connected 13 avdd_6 supply in 3.3v power supply for audio 6mhz vco 14 avt1 analog in vtune for audio 6mhz pll 15 acp1 analog out charge pump for audio 6mhz 16 aout1 analog out fm modulated audio 6mhz output 17 avdd_6.5 supply in 3.3v power supply for audio 6.5mz vco 18 nc not connected 19 aout2 analog out fm modulated audio 6.5mhz output 20 acp2 analog out charge pump for audio 6.5mhz 21 avt2 analog in vtune for audio 6.5mhz pll 22 vdd3v3 supply in 3.3v analog power supply 23 reg1d8_1 analog out regulator out 1.8v regulator output for audio 24 xtal1 analog i/o crystal connection 25 xtal2 analog i/o crystal connection 26 reg1d8 analog out regulator out 1.8v regulator output for video 27 cp analog out synthesizer charge pump output 28 gnd analog gnd analog gnd 29 vt analog in vtune for vco 30 vddvt supply in 3.3v analog power supply 31 bufvdd supply in 3.3v analog power supply for pa bias & buffer 32 pavdd supply in 3.3v vdd 33 rfgnd analog gnd rf gnd 34 paout2 analog out pa output for 13dbm at 5.8ghz band 35 paout1 analog out pa output for 2dbm at 5.8ghz band 36 nc not connected 37 nc not connected 38 gnd analog gnd 39 vcovdd supply in 3.3v analog power supply for vco free datasheet http://
RTC6705 RTC6705-dst-001 data sheet sep 2007 www.richwave.com.tw specifications subject to change without notice v0.2 confidential proprietary 4 40 ldd2v5 supply in analog power supply for vco note 1. internal pull-high circuit can be left floating f or logical high. electrical specifications (1) absolute maximum ratings symbol parameter ratings unit tstr storage temperature range -65 to +150 c totr operating temperature range -40 to +85 c vdd supply voltage -0.5 to +5 v vlog logic control signal -0.5 to +5 v vrx rx input -2 to +2 v the maximum rating must not be exceeded at any time. d o not operate the device under conditions outside the above (2) dc electrical characteristics symbol parameter condition min. typ. max. uni t tj temperature range - -40 25 85 c vdd supply voltage 3.1 3.3 3.5 v i_module high power consumption for reference design with 13dbm output power tt 25c, 3.3v 100 ma i_module low power consumption for reference design with 2dbm output power tt 25c, 3.3v tbd ma icc power consumption for chip with 13dbm output power tt 25c, 3.3v 95 ma fref oscillator operating frequency 8 mhz v_ih high level input voltage for digital interface v_io=3v 0.7xv_io v_io+0.3 v v_il low level input voltage for digital interface -0.3 0.3xv_io v (3) 5ghz band transmitter specifications (t 25 , 3.3v) symbol parameter condition min. typ. max. unit fc frequency range temperature range -40 to 85 5725 5865 mhz pout_h* maximum output power at high power mode with reference design connect paout1 and paout2 13 dbm pout_l* maximum output power at low power mode with reference design connect paout1 only 2 dbm pn the phase noise at 5725ghz 100khz offset 1mhz offset -90 -115 dbc/hz 2ndh_h* the 2nd harmonic referenced with the fundamental signal at high power mode with reference filter design -60 dbc free datasheet http://
RTC6705 RTC6705-dst-001 data sheet sep 2007 www.richwave.com.tw specifications subject to change without notice v0.2 confidential proprietary 5 3rdh_h* the 3rd harmonic referenced with the fundamental signal at high power mode with reference filter design -60 dbc 2ndh_l* the 2nd harmonic referenced with the fundamental signal at low power mode with reference filter design -60 dbc 3rdh_l* the 3rd harmonic referenced with the fundamental signal at low power mode with reference filter design -60 dbc * all with proper match at the pa output, before furth er ceramic filtering. video zin_video video input impedance 75 vin_video video peak to peak input voltage (as reference design) 1 vpp audio vtaa video carrier to audio carrier ratio (as reference design) no video and audio signal in -30 -25 dbc fau audio carrier frequency left sound right sound 6 6.5 mhz thd total harmonic distortion @1khz tone input with 25khz frequency deviation 1 % f_corner 3db corner frequency of pre-emphasis (as reference design) 12 khz snr_a audio snr (as reference design,) with pre-emphasis/ de-emphasis, @1khz tone input with 2vpp audio 56 db free datasheet http://
RTC6705 RTC6705-dst-001 data sheet sep 2007 www.richwave.com.tw specifications subject to change without notice v0.2 confidential proprietary 6 (4) spi digital timing diagram in spi mode ( spi_se = 1 ), the 3-wire spi interface is used to configure th e frequency as well as internal registers. series data sequence of 3-wire spi is shown in following figure. this 25-bit data stream consists of 4 address bits , 1 read/write control bit and 20 data bits. data t ransfer is lsb first. during write cycle (r/w = 1), the chip will sample the spidata on the rising edge of spiclk . sampled data will be temporally stored in internal shift re gister. one the rising edge of spile , data in shift register will be latched into specific register acc ording to the address. during read cycle (r/w = 0), address and read/write control bit are sampled at rising edge of spiclk , but the data bits are sent at the falling edge of spiclk . 1st data 2nd data t 4 t 5 t 6 msb invalid data lsb spidata spiclk spile t 1 t 7 t 2 t 3 a0 t a1 d18 d19 a2 a3 r/w d0 d1 figure 6.1 series data sequence on spi interface of rtc6716 p ar a m e t e r m i n . t yp . m a x. u n i t t1 20 - - ns t2 20 - - ns t3 30 - - ns t4 30 - - ns t5 100 - - ns t6 20 - - ns t7 100 - - ns note: 1.) on the rising edge of the spiclk, one bit of d ata is transferred into the shift register. 2.) spile should be l when the data is transferr ed into the shift register. free datasheet http://
RTC6705 RTC6705-dst-001 data sheet sep 2007 www.richwave.com.tw specifications subject to change without notice v0.2 confidential proprietary 7 channel selection table when pin 1 (spi_se) is set at low voltage, the chip works as in the easy channel selection mode and t he pins 5(spidata/cs0), 6(spile/cs1), 7(spiclk/cs2) 3(s) and 4(bx) are used for channel selection. channel frequencies refer to below table. 000 001 010 011 100 101 110 111 0 a 0 0 5865m 5845m 5825m 5805m 5785m 5765m 5745m 5725m 0 b 0 1 5733m 5752m 5771m 5790m 5809m 5828m 5847m 5866m 0 e 1 x 5705m 5685m 5665m 5645m 5885m 5905m 5925m 5945m 1 spi x x 5ghz band band bx spi_se s cs[2:0] three wire spi control pins spi mode when pin 1 (spi_se) is set at high (3.3v), the chip works as in the spi mode and the pins 5(spidata/cs0), 6(spile/cs1) and 7(spiclk/cs2) are used for spi inputs for 3-wire programming interface. register definition address 0x00: synthesizer register a bits 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 name syn_rf_r_reg [14:0] default 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 1 0 0 0 0 syn_rf_r_reg [14:0]: r-counter divider ratio control for rf synthesizer. default: 400xd(= 00190xh) crystal clock (f osc )=: 8mhz reference clock=crystal clock/r-counter=8mhz/400=20 khz address 0x01: synthesizer register b bits 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 name syn_rf_n_reg [12:0] syn_rf_a_reg [6:0] 5g default 0 1 0 0 0 1 1 1 1 0 0 1 1 0 0 0 0 0 0 1 synthesizer counter default setting( 5.8ghz band:58 65mhz) for 5.8ghz band, f rf = 2*(n*64+a)*(f osc /r) example: default f rf =5865mhz, f osc =8mhz, r=400 5865=(2*n*64+a)*8mhz/400=2*(n*64+a)*20khz n=2291(=8f3xh), a=1(=01xh) syn_rf_n_reg [12:0]: n counter divider ratio control for rf synthesizer syn_rf_a_reg [6:0]: a counter divider ratio control for rf synthesizer. free datasheet http://
RTC6705 RTC6705-dst-001 data sheet sep 2007 www.richwave.com.tw specifications subject to change without notice v0.2 confidential proprietary 8 address 0x02: synthesizer register c bits 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 name vrefadj [2:0] a1ct [7:0] cp_ft [2:0] sc_ctl mout [1:0] pres_ft [2:0] default 1 0 0 1 0 0 0 0 0 0 0 0 0 1 0 0 0 1 0 1 vrefadj [2:0] vref adjusting a1ct [7:3:] audio modulator r counter value a1ct [2:0] audio modulator charge pump current control cp_ft [2:0] charge pump current control (from 50ua to 6ma, defa ult=100ua) note: dig_ct shall set it to 111 for 6ma icp. sc_ctl: cp current test control mout [1:0] multi-function output select (rf r divider output, rf prescaler output, lock in detect) pres_ft [2:0] prescaler tail current control (20 ~ 140ua). address 0x03: rf vco and dfc control register bits 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 name cal_ok r [9:0] ex_cap [5:0] 5g default 0 0 0 0 1 1 1 1 1 1 1 1 1 1 0 1 1 1 1 1 cal_ok: vco fine tune r [9:0]: vco control ex_cap [5:0]: vco fine tune free datasheet http://
RTC6705 RTC6705-dst-001 data sheet sep 2007 www.richwave.com.tw specifications subject to change without notice v0.2 confidential proprietary 9 address 0x04: vco control register bits 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 name bc_sel [1:0] mb5g [2:0] vb_sel5g [4:0] vb4_km5g [1:0] vb3_km5g [1:0] vb2_km5g [1:0] vb1_km5g [1:0] vb0_km5g [1:0] default 0 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 bc_sel [1:0]: bias center control mb5g [2:0]: 5g vco control vb_sel5g [4:0]: 5g vco adjustment vb4_km5g [1:0]: 5g vco adjustment vb3_km5g [1:0]: 5g vco adjustment vb2_km5g [1:0]: 5g vco adjustment vb1_km5g [1:0]: 5g vco adjustment vb0_km5g [1:0]: 5g vco adjustment address 0x05: vco control register bits 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 name tc_buf2g [1:0] mb2g [2:0] vb_sel2g [4:0] vb4_km2g [1:0] vb3_km2g [1:0] vb2_km2g [1:0] vb1_km2g [1:0] vb0_km2g [1:0] default 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 tc_buf2g [1:0]: vcobuf current control mb2g [2:0]: vco current control vb_sel2g [4:0]: vco adjustment vb4_km2g [1:0]: vco adjustment vb3_km2g [1:0]: vco adjustment vb2_km2g [1:0]: vco adjustment vb1_km2g [1:0]: vco adjustment vb0_km2g [1:0]: vco adjustment address 0x06: audio modulator control register bits 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 name mb_6m [3:0] vco6m_d [4:0] mb_6m5 [3:0] vco6m5_d [4:0] default 0 0 0 1 1 1 0 1 1 1 1 0 1 1 1 0 1 1 1 1 mb_6m [2:0]: 6m vco control vco6m_d [4:0]: 6m vco control code mb_6m5 [2:0]: 6m5 vco control vco6m5_d [4:0]: 6m5 vco control code address 0x07: pre-driver and pa control register free datasheet http://
RTC6705 RTC6705-dst-001 data sheet sep 2007 www.richwave.com.tw specifications subject to change without notice v0.2 confidential proprietary 10 bits 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 name mai_5g [4:0] dp_5g [2:0] pa5g_bs [2:0] pa5g_pw [1:0] pd_q5g qi_5g [2:0] pa_bs [2:0] default 0 0 0 0 0 1 0 0 1 1 1 1 1 0 1 1 1 1 0 1 mai_5g [4:0]: 5g pre-driver output control; dp_5g [2:0]: 5g pre-driver gain/linearity control pa5g_bs [2:0]: 5g pa gain control pa5g_pw [1:0]: 5g pa output power control pd_q5g: power down 5g pre-driver control qi_5g [2:0]: 5ghz pre-driver control pa_bs [2:0]: pa gain control address 0x08 ~ 0x0e: reserved address 0x0f: state register bits 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 name state [2:0] default 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 state [2:0]: current state of the chip. state [2:0] state name description 000 reset reset state. 001 pwron_cal power on state. 010 stby standby state. 011 vco_cal vco state. 100~111 reserved free datasheet http://
RTC6705 RTC6705-dst-001 data sheet sep 2007 www.richwave.com.tw specifications subject to change without notice v0.2 confidential proprietary 11 package qfn 6x6 40 pins free datasheet http://
RTC6705 RTC6705-dst-001 data sheet sep 2007 www.richwave.com.tw specifications subject to change without notice v0.2 confidential proprietary 12 free datasheet http://

▲Up To Search▲

Price & Availability of RTC6705

	To Download RTC6705 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .